Abstract
Introduction
Systems-on-chip are becoming popular. The high densities and areas of those integrated systems make them very susceptible to manufacturing defects. In fact, complex systems-on-chip are likely to have a very small yield if they are not designed with built-in fault-tolerance. Then, there is a need for efficient methodologies for estimating the yield of complex fault-tolerant systems-on-chip. When the fault-tolerant system-on-chip has a regular structure, it is often possible to make "ad-hoc" evaluations (see, for instance, [11, 12, 17, 18] ). However, many fault-tolerant designs do not have a regular structure, particularly those using a sophisticated network-on-chip as a communication subsystem among the intellectual property cores (IPs) [3] . Computing the yield of such systems-on-chip is difficult, mainly because the fact that realistic defect distributions have clustering [7, 13, 14, 15, 16, 18] and, thus, introduce dependencies among the failed states of the components of the system (see, for instance, [18, 27] ). Simulation is an approach which is not severely limited by the complexity of the system, but tends to be expensive and does not provide strict error control. The aim of this paper is to develop a combinatorial method for the evaluation of the yield of fault-tolerant systems-on-chip with precise error control which can cope with quite complex systems using currently affordable computational resources.
We assume that the fault-tolerant system-on-chip is made up of a set f1 2 : : : C g of components and that whether the system is functioning or not is determined from the failed states of the components through a fault-tree function is imposed on F (x 1 : : : x C ). It will be assumed that a gate-level description of the function is available.
The production of manufacturing defects will be modeled using the following probabilities:
Q k = P number of manufacturing defects is k] k = 0 1 2 : : : P i = P a given defect affects component i and is lethal] It will be assumed that all defects will be distributed over the components making up the system and will be lethal following the probabilities P i , 1 i C , independently of the number of defects, of which components affect the remaining defects and of whether those defects are lethal 0-7695-1959-8/03 $17.00 (c) 2003 IEEE or not. That model is useful from the designer's point of view, since the distribution of the number of defects Q k , k = 0 1 2 : : : could be easily provided by the manufacturer of the system-on-chip and the probabilities P i , 1 i C could be estimated from the final layout of the system-onchip using appropriate tools [19, 21, 31, 32] or from IP layouts and routing estimates [30] . Thus, the methodologies could be used at several design stages. The assumed model is consistent with all compound Poisson yield models [18] , which include the widely used negative binomial distribution for the number of defects. The assumed model will not be consistent however with yield models accounting for spatial clustering 1 such as the one proposed in [22] . From a computational point of view, it is convenient to map the previously described model into a model taking into account only lethal manufacturing defects, i.e. defects which effectively make some component of the system to be defective (not to work properly). That model includes the probabilities:
Q 0 k = P number of lethal manufacturing defects is k] k = 0 1 2 : : :
The reason why the last model is computationally more convenient is basically because, since not all defects will be lethal, the distribution Q 0 k , k = 0 1 2 : : :will be shifted to lower values of k in relation to the distribution Q k , k = 0 1 2 : : :and, then, if only up to M defects are analyzed (the computational cost of the methods will increase with M), higher accuracy will be obtained if the distribution Q 0 k , k = 0 1 2 : : :is used instead of Q k , k = 0 1 2 : : : . The mapping can be performed using:
where P L = P C i=1 P i is the probability that any given defect is lethal. As previously commented, the negative binomial distribution is the most widely used distribution for the number of defects affecting a chip. That distribution has the form: (2) where is the expected number of defects and is the clustering parameter (the clustering increases for decreasing 1 Spatial clustering refers to the fact that irrespectively of the expected number of defects on the system-on-chip, defects tend to cluster spatially.
). It is known (see [15] ) that, when the distribution of the number of defects is negative binomial, the distribution of the number of lethal defects is also negative binomial with the same clustering parameter. More precisely, when the distribution of the number of defects is given by (2) , the distribution of the number of lethal defects is: 
The method
In the method the yield, Y , is computed analyzing whether the system is functioning or not assuming 0 1 2 : : : Mlethal defects. Let 
Then, we have the following result.
Intuitively, the reason why Theorem 1 holds is that 
Using the theorem of total probability and the independence of the random variables W V 1 : : : V M :
But, from the definition of G (3), for 0 k M :
and
Then, using (4)- (7) P G(W V 1 : : :
In the method, the probability P G(W V Figure 1 , where the gate labeled i inside is a "filter" gate returning the value 1 if its integer-valued input has value i and returning the value 0 otherwise and the gate labeled i inside is a "filter" gate returning the value 1 if its integer-valued input has value i and returning the value 0 otherwise. As ROBDDs, ROMDDs are canonical representations which can be built and manipulated in a similar way as ROBDDs. An ROMDD representing a function F , which can take values in the set S F , of variables x i , i = 1 2 : : : n , which can take values in the sets S i is a directed acyclic graph with up to jS F j terminal nodes each labeled with a distinct value of the set S F . Every non-terminal node is labeled by an input variable x i and has as many as jS i j edges, each labeled by a subset of S i , with subsets associated with different edges being non-intersecting. The ROMDD has a unique non-terminal node without incoming edges, representing the function F (x 1 : : : x n ), called the top node.
The input variables encountered in every path from the top node to a terminal node form a sequence of non-repeating input variables consistent with an ordering x p(1) : : : x p(n)
of the input variables of the function. Every non-terminal node of the ROMDD represents a unique function of the set of input variables which are found in some path from the node to some terminal node. That a ROMDD is a canonical representation means that, given F , the ROMDD only Using the fact that the random variables W V 1 : : : V M are independent and that the function represented by a nonterminal node only depends on the set of variables found on paths from the non-terminal node to terminal nodes, it is possible to compute P G(W V 1 : : : V M ) = 1 ] from an ROMDD representation of the function G(w v 1 : : : v M ). This can be achieved by assigning the value 1 to the terminal node labeled "1" and the value 0 to the terminal node labeled "0", making a depth-first, left-most traversal [1] of the ROMDD, and computing the probability that the function represented by a non-terminal node has value 1 when returning from each non-terminal node. Assume that node n has associated with it the variable w, that M = 4 , and that n has edges to nodes n 1 , n 2 and n 3 with subsets of values of w f0 1g, f3g and f2 4 5g, respectively. Then, denoting by value(x) the "value" variable associated with node x, when returning from node n, value(n) would be computed as (P W = 0 ] + P W = 1]) value(n 1 ) + P W = 3 ] value(n 2 ) + ( P W = 2] + P W = 4 ] + P W = 5 ] ) value(n 3 ). At the end of the traversal, the "value" variable of the top node will hold P G(W V 1 : : : V M ) = 1 ] . We illustrate the computational procedure with the small ROMDD shown in Figure 2 which corresponds to a fault-tolerant system having faulttree function F (x 1 x 2 x 3 ) = x 1 x 2 + x 3 and M = 2 under the multiple-valued variable ordering v 1 v 2 w . This implies that the random variable W will take values in the set f0 1 2 3gand the random variables V 1 and V 2 will take values in the set f1 2 3g. Using a depth-first, left-most traversal of the ROMDD, P G(W V 1 V 2 ) = 1] = value(n 1 ) Although there are algorithms and packages for ROMDD manipulation [23, 29] , there is currently consensus in the ROMDD community that the most efficient way for analyzing multiple-valued functions of multiple-valued variables is by using coded ROBDDs [23, 24] . A coded ROBDD of a multiple-valued function H (x 1 x 2 : : : x n ) of multiple-valued variables x i is the ROBDD of any function H 0 (x 1 1 : : : x 1 k1 x 2 1 : : : x 2 k2 : : : x n 1 : : : x n kn ) which represents H (x 1 x 2 : : : x n ) in terms of groups x i 1 x i 2 : : : x i ki of binary variables encoding the multiple-valued variables x i . Formally, denoting by D i the domain of x i and by x i 1 (j) : : : x i ki (j) the codeword representing value j 2 D i in the code used for x i , H 0 has to satisfy H 0 (x 1 1 (j 1 ) : : : x 1 k1 (j 1 ) x 2 1 (j 2 ) : : : x 2 k2 (j 2 ) : : : x n 1 (j n ) : : : x n kn (j n )) = H (j 1 : : : j n ) for every (j 1 : : :
Coded ROBDDs can be used directly in many applications such as formal verification. However, the combinatorial method for yield computation requires the availability of the ROMDD. Given an ordering x p(1) : : : x p(n) of the multiple-valued variables, the ROMDD can be efficiently obtained from a coded ROBDD if the coded ROBDD is obtained using an ordering for the binary variables in which the variables encoding each multiple-valued variable are kept grouped and the groups are ordered according to the ordering It is well-known that the size of the ROBDD of a boolean function of binary variables depends on the ordering of the binary variables. Similarly, the size of the ROMDD of a multiple-valued function of multiple-valued variables depends on the ordering of the multiple-valued variables. The variables are most often sorted using heuristics and an abundant literature is available about heuristics for ordering the variables of boolean functions of binary variables using gate-level representations of the functions [4, 6, 8, 9, 10, 20, 25, 26] . Those heuristics can be classified into static and dynamic depending on whether the ordering is computed before the ROBDD is built or the ordering may be changed during the ROBDD construction. Three heuristics which are relatively simple to implement and which have good performance are the topology heuristic described in [26] , the weight heuristic described in [25] and the H4 heuristic described in [4] . In the topology heuristic, input variables are sorted as found in a depth-first, left-most traversal of the gate description. In the weight heuristic, a weight 1 is assigned to the inputs, and, processing the gate description bottom-up, a weight equal to the sum of the weights of the fan-in nodes is assigned to the non-input nodes. Then, nodes in the fan-in of each non-input node are reordered in order of increasing weight, respecting the original ordering in case of a tie, and input variables are sorted as found in a depth-first, left-most traversal of the gate description with reordered fan-in. In the H4 heuristic, input variables are sorted as found in a depth-first, left-most traversal of the gate description with nodes in the fan-in of a non-input node dynamically sorted when the non-input node is first visited using the following two criteria, in that order: first, nodes having minimum number of non-visited inputs in its dependency cone; second, nodes with minimum sum of indices of visited inputs in its dependency cone (the index of a visited input is the order assigned to the input). As in the case of the weight heuristic, in case of a tie, the original ordering of the fan-in of a non-input node is preserved. We will experiment with the following orderings for w: same as t but using the heuristic weight for sorting the binary variables.
h: same as t but using the heuristic H4 for sorting the binary variables.
The size of the coded ROBDD is affected by the ordering of the group of binary variables encoding each multiplevalued variable. Then, it is convenient to use an ordering for those groups of binary variables yielding ROBDDs of as small size as possible. We will experiment with the following orderings for the groups of binary variables encoding each multiple-valued variable:
ml: most to least significant bit.
lm: least to most significant bit. t: ordering which results when the binary variables are sorted in increasing ordering of the indices given by the topological heuristic.
w: same as t but using the weight heuristic.
h: same as h but using the H4 heuristic.
We allow the use of orderings ml and lm for the groups of binary variables in combination with any ordering for the multiple-valued variables. However, we will only allow the use of an ordering t for the groups of binary variables in combination with the ordering t for the multiple-valued variables, the use of an ordering w for the group of binary variables in combination with the ordering w for the multiple-valued variables, and the use of the ordering h for the groups of binary variables in combination with the ordering h for the multiple-valued variables.
Benchmarks description
In this section we describe the benchmarks which will be used to evaluate the performance of the combinatorial method for evaluating the yield. The benchmarks are two scalable examples which instantiate systems-on-chip of increasing numbers of components. The first scalable example, called MSn, is the system-on-chip with the architecture illustrated in Figure 4 . The system includes a cluster of two "master" Intellectual Property cores IPM and n clusters including two "slave" Intellectual Property cores IPS. Those Intellectual Property cores are interconnected using communication modules CM and CS and two buses. Buses are assumed to be not affected by manufacturing defects. This implies that the system can be conceptualized as made up of only IPMs, IPSs and communication modules. The system is operational if at least an unfailed IPM can communicate with at least an unfailed IPS of each cluster using unfailed communication modules. The communication between the IPM and each IPS has to be direct, i.e. it can only involve a bus and two communication modules. Manufacturing defects are assumed to follow a negative binomial distribution with clustering parameter = 3 ; for the expected number of defects two values will be assumed: = 2 and = 4 . Furthermore, the probabilities P i will be taken so that P L = P C i=1 P i = 0 :5 (and, then, 0 has the values 1 and 2) and, calling, P IPM the P i probability of an IPM, P IPS the P i probability of an IPS, and P C the P i probability of a communication module, the following relationships are satisfied: P IPS =P IPM = 0 :5, P C =P IPM = 0 :1.
The second scalable example is the system-on-chip ESEN n m with the architecture described in Figure 5 for the case n = 8 , m = 2 and for the expected number of defects two values will be assumed: = 2 and = 4 . Furthermore, the probabilities P i will be taken so that P L = P C i=1 P i = 0 :5 (and, then, 0 has the values 1 and 2) and, calling, P IPA the P i probability of an IPA, P IPB the P i probability of an IPB, P SE the P i probability of a SE, and P C the P i probability of a C, the following relationships are satisfied: P IPB =P IPA = 0 :5, P SE =P IPA = 0 :05 and P C =P IPA = 0 :02. Table 1 gives the number of components C of the benchmarks which will be used to evaluate the performance of the combinatorial methods and the number of gates of the gate- 
Results
All experiments reported in this section were performed in a workstation with a Sun-Blade-1000 processor and 4 GB of memory. We will examine first how the ordering of the multiple-valued variables w v 1 : : : v M affects the size of the ROMDD. After that, we will examine how the ordering of the binary variables within each group of binary variables encoding a multiple-valued variable affects the size of the coded ROBBD which is built to derive from it the ROMDD. We will run the method with an error requirement " = 2 10 3 . Table 2 gives the sizes (number of nodes) of the ROMDD for all benchmarks under the orderings of the multiple-valued variables wv, wvr, vw, vrw, t, w, and h defined in Section 2. The heuristic weight (w) is consistently the one which yields better results. The ordering wvr (W V M : : : V 1 ) gives ROMDDs of exactly the same size as w, but it fails in one case in which the method succeeds under the ordering w. Table 3 gives the sizes (number of nodes) of the coded ROBDDs from which the ROMDDs are obtained for the ordering w for the multiple-valued variables and the orderings ml, lm and w for the groups of binary variables considered in Section 2 to be used in conjunction with the ordering w for the multiple-valued variables. The heuristic ml seems to be the best one: it gives better results in all cases except for MS4, in which the other two heuristics perform slightly better. It is interesting to note that the differences among the three heuristics are small and that the heuristics lm and w give exactly the same results in all cases. Based on our experiments, it seems that the best heuristics are w for the multiple-valued variables and ml for the groups of binary variables encoding each multiple-valued variable. We will asses more depthly the performance of the method for those heuristics. Table 4 gives, for the benchmarks in which the method succeeded, the CPU times, peak number of ROBDD nodes (maximum sum of the nodes of the ROBDDs which had to be held simultaneously in memory when processing the generalized fault-tree), size of the coded ROBDD and size of the ROMDD. Several comments are in order. First, CPU times are reasonable in all cases, since in the worst case (ESEN8x2, = 2 ) the CPU time is about 18 minutes. Second, the peak number of ROBDD nodes can be or not much larger than the size of the final coded ROBDD. In practice, the application of the method is limited by that peak, since it is that peak which determines the peak memory consumption of the method. Third, the size of the coded ROBDD is always about 10 times the size of the ROMDD. With that factor, even an efficient implementation of ROMDDs is likely to consume more memory than the coded ROBDD, which has a much simpler structure. Thus, the approach of working with coded ROBDDs and translate the final coded ROBDD to the ROMDD required to perform the yield computations seems to be a good approach. This is consistent with the conclusion reached by researchers in the ROMDD community that coded ROBDDs is probably the most efficient way of handling ROMDDs [24] . Putting all results together, it seems that the method can efficiently compute the yield of systems with up to about 60 components when the average number of lethal defects is moderate ( = 2 ) and up to about 30 components when the average number of lethal defects is large ( = 4 ). The number of components which the method can handle depends, of course, on the value of the truncation parameter M . That parameter had value 6 for the examples with = 2 and value 10 for the examples with = 4 .
Conclusions
Systems-on-chip have reached a complexity degree that make them very susceptible to manufacturing defects so that reasonable yields can only be achieved with the use of faulttolerant techniques. That application of fault-tolerance calls for efficient methodologies for evaluation of yield of faulttolerant systems-on-chip. Such evaluation is difficult because realistic models for manufacturing defects production have clustering and, thus, introduce dependencies among the failed states of the components making up the system. In this paper, we have developed a combinatorial method for the evaluation of yield of fault-tolerant systems-on-chip supporting realistic models with clustering for manufacturing defects production. The method builds a ROMDD of a boolean function with multiple-valued variables which allows to compute with a predefined accuracy the yield. The ROMDD is built automatically from a gate-level description of the fault-tree specifying the structure function of the system. The computational complexity of the method increases with the expected number of lethal defects in the fault-tolerant system. We have shown, however, that the method is able to deal using currently affordable computational resources with systems having tens of components. In the future, we are planning to extend the method to allow the evaluation of the operational reliability of a fault-tolerant system-on-chip taking into account manufacturing defects. 
